Efficient Nearest Neighbor (NN) search in high-dimensional spaces is a foundation of many multimedia retrieval systems. Because it offers low responses times, Product Quantization (PQ) is a popular solution. PQ compresses high-dimensional vectors into short codes using several sub-quantizers, which enables in-RAM storage of large databases. This allows fast answers to NN queries, without accessing the SSD or HDD. The key feature of PQ is that it can compute distances between short codes and high-dimensional vectors using cache-resident lookup tables. The efficiency of this technique, named Asymmetric Distance Computation (ADC), remains limited because it performs many cache accesses.
INTRODUCTION
The Nearest Neighbor (NN) search problem consists in finding the closest vector x to a query vector y among a database of N ddimensional vectors. Efficient NN search in high-dimensional spaces is a requirement in many multimedia retrieval applications, such as image similarity search, image classification, or object recognition. These problems typically involve extracting high-dimensional feature vectors, or descriptors, and finding the NN of the extracted descriptors among a database of descriptors. For images, SIFT [10] and GIST descriptors [12] are commonly used.
Publication rights licensed to ACM. ACM acknowledges that this contribution was authored or co-authored by an employee, contractor or affiliate of a national government. As such, the Government retains a nonexclusive, royalty-free right to publish or reproduce this article, or to allow others to do so, for Government purposes only. ICMR '17, June 6-9, 2017, Bucharest, Romania © 2017 Copyright held by the owner/author(s). Publication rights licensed to ACM. 978-1-4503-4701-3/17/06. . . $15.00 DOI: http://dx.doi.org /10.1145/3078971.3078992 Although efficient NN search solutions have been proposed for low-dimensional spaces, exact NN search remains challenging in high-dimensional spaces due to the notorious curse of dimensionality. As a consequence, much research work has been devoted to Approximate Nearest Neighbor (ANN) search. ANN search returns sufficiently close neighbors instead of the exact NN. Product Quantization (PQ) [7] is a widely used [9, 14] ANN search approach. PQ compresses high-dimensional vectors into short codes of a few bytes, enabling in-RAM storage of large databases. This allows fast answers to ANN queries, without SSD or HDD accesses.
The key feature of PQ is that it allows computing distances between uncompressed query vectors and compressed database vectors. This technique, known as Asymmetric Distance Computation (ADC), relies on cache-resident lookup tables. Although ADC is faster than distance computations in high-dimensional spaces, its efficiency remains low because it performs many cache accesses. To date, much of the research work has been devoted to the development of efficient inverted indexes [3, 13] , which reduce the number of ADCs required to answer NN queries. Recently, there also has been an interest in increasing the performance of the ADC procedure itself with the introduction of PQ Fast Scan [1] . Unfortunately, PQ Fast Scan cannot be combined with efficient inverted indexes, limiting its usefulness in practical cases. In this paper, we introduce Quick ADC, a high-performance ADC procedure that can be combined with inverted indexes. More specifically, this paper makes two contributions, detailed in the next two paragraphs.
First, we detail the design of Quick ADC. Like PQ Fast Scan, Quick ADC replaces cache accesses by SIMD in-register shuffles to accelerate the ADC procedure. Exploiting SIMD in-register shuffles requires storing the lookup tables used by the ADC procedure in SIMD registers. However, these registers are much smaller than the lookup tables used by the conventional ADC procedure. Therefore, algorithmic changes are required to obtain small lookup tables that fit SIMD registers. PQ Fast Scan obtains such small lookup tables by grouping the codes of the database. This approach prevents PQ Fast Scan from being combined with inverted indexes. Quick ADC takes a different approach to obtain small lookup tables, which is compatible with inverted indexes. Namely, Quick ADC relies on two key ideas: (i) the use of 4-bit sub-quantizers, instead of the standard 8-bit sub-quantizers, and (ii) the quantization of floating-point distances to 8-bit integers.
Second, we implement Quick ADC and evaluate its performance in a wide range of scenarios. It is known that the use of 4-bit quantizers instead of the common 8-bit quantizer can cause a loss of recall [7] . However, we show that this loss is small or negligible, especially when combining Quick ADC with inverted indexes and Optimized Product Quantization (OPQ), a variant of PQ. On the SIFT1B dataset, Quick ADC achieves a better speed-accuracy tradeoff than the state-of-art OMulti-D-OADC system [3, 5] , e.g., Quick ADC achieves a Recall@100 of 0.94 in 3.4 ms (128-bit codes).
In this section, we describe how Product Quantizers (PQ) and Optimized Product Quantizers (OPQ) encode vectors into short codes. We then detail the ANN search process in databases of short codes. Lastly, we analyze the impact of PQ parameters on ANN search speed and recall.
Vector Encoding
Vector Quantizers. To encode vectors as short codes, PQ builds on vector quantizers. A vector quantizer, or quantizer, is a function q which maps a vector x ∈ R d , to a vector c i ∈ R d belonging to a predefined set of vectors C. Vectors c i are called centroids, and the set of centroids C, of cardinality k, is the codebook. For a given codebook C, a quantizer which minimizes the quantization error must satisfy Lloyd's condition and map the vector x to its closest centroid c i :
A vector quantizer can be used to encode a vector x ∈ R d into a short code i ∈ {0 . . . k − 1} using the encoder enc:
The short code i only occupies b = ⌈log 2 (k)⌉ bits, which is typically much lower the d · 32 bits occupied by a vector x ∈ R d stored as an array of d single-precision floats (32 bit each). To maintain the quantization error low enough for ANN search, a very large codebook e.g., k = 2 64 or k = 2 128 is required. However, training such codebooks is not tractable both in terms of processing and memory requirements. Product Quantizers. Product quantizers overcome this issue by dividing a vector x ∈ R d into m sub-vectors, x = (x 0 , . . . , x m−1 ), assuming that d is a multiple of m. Each sub-vector x j ∈ R d/m , j ∈ {0, . . . , m − 1} is quantized using a sub-quantizer q j . Each subquantizer q j has a distinct codebook C j = (c j i ) k −1 i=0 of cardinality k. A product quantizer pq maps a vector x ∈ R d as follows:
The codebook C of the product quantizer q is given by the cartesian product of the sub-quantizers codebooks:
The cardinality of the product quantizer codebook C is k m . Thus, a product quantizer is able to produce a large number of centroids k m while only requiring storing and training m codebooks of cardinality k. A product quantizer can be used to encode a vector x into a short code, by concatenating codes produced by sub-quantizers:
Optimized Product Quantizers. Cartesian k-means (CKM) [11] and Optimized Product Quantizers (OPQ) [5] and optimize the subspace decomposition by multiplying the vector x by an orthonormal matrix R ∈ R d×d before quantization. The matrix R allows for arbitrary rotation and permutation of vector components. An optimized product quantizer opq maps a vector x as follows:
where pq is a product quantizer. Optimized product quantizers can be used to encode vectors into short codes like product quantizers.
Inverted Indexes
The simplest search strategy, exhaustive search, involves encoding database vectors as short codes using PQ or OPQ and storing short codes in RAM. At query time, the whole database is scanned for nearest neighbors.
The more refined non-exhaustive search strategy relies on inverted indexes (or IVF) [7, 8] to avoid scanning the whole database. An inverted index uses a quantizer q i to partition the input vector space into K Voronoi cells. Vectors lying in each cell are stored in an inverted list. At query time, the inverted index is used to find the closest cells to the query vector, which are then scanned. Inverted indexes therefore offer a lower query response time. When adding a vector x to an indexed database, its residual r(x) is first computed:
The residual r(x) is then encoded into a short code using a product quantizer. This code is then stored in the appropriate inverted list of the inverted index. Indexed databases therefore use two quantizers: a quantizer for the index (q i ) and a product quantizer to encode residuals into short codes. The energy of residuals r(x) is smaller than the energy of input vectors x, thus there is a lower quantization error when encoding residuals into short codes. Nonexhaustive search therefore offers a higher recall than exhaustive search in addition to the lower response time. Inverted indexes however incur a memory overhead (usually 4 bytes per database vector). This memory overhead is negligible in the case of small databases (∼ 4MB for 1 million vectors) and for large databases, exhaustive search is anyway hardly tractable. Non-exhaustive search is therefore preferred to exhaustive search in most cases.
ANN Search
ANN search in a database of short codes consists in three steps: Index, which involves retrieving inverted lists from the index, Tables, which involves computing lookup tables to speed up distance computations and Scan which involves computing distances between the query vector and short codes using the pre-computed lookup tables. Obviously, the step Index is only required for nonexhaustive search, and is skipped in the case of exhaustive search. We detail these three steps in the three following paragraphs.
Index. In this step, the Voronoi cell of the inverted index quantizer q i in which the query vector y lies is determined. The residual r(y) of the query vector is also computed. In practice, to improve recall, the ma closest cells (typically, ma = 8 to 64) are selected. For the sake of simplicity, this section describes the ANN search process for ma = 1, but each operation is repeated ma times: ma cells are selected, ma sets of lookup tables are computed and ma cells are searched. In the case of exhaustive search no residual is computed and the query vector is used as-is. In the remainder of
list, y ′ ←index_get_list(database, y) 3 :
neighbors. add((i, d)) 11: return neighbors
for j ← 0 to m do 15 :
this section, y ′ = r(y) for non-exhaustive search, and y ′ = y for exhaustive search.
Tables. In this step, a set of m lookup tables are computed {D j } m j=0 , where m is the number of sub-quantizers of the product quantizer. The jth lookup table comprises the distance between the j subvector of y ′ and all centroids of the jth sub-quantizer:
Scan. In this step, the cells of the inverted index selected during the step Index are searched for nearest neighbors. This requires computing the distance between the query vectors and short codes using Asymmetric Distance Computation (ADC). ADC computes the distance between the query vector y and a short code c as follows:
Equation 2 is equivalent to:
Thus, ADC computes the distance between a query vector y ′ and a code c by summing the distances between the sub-vectors of y ′ and centroids associated with code c in the m sub-spaces of the product quantizer. When the number of codes in cells is large compared to k, the number of centroids of sub-quantizers, using lookup tables avoids computing ∥y ′j − C j [i]∥ 2 for the same i multiple times. Thus, lookup tables therefore provide a significant speedup. While scanning inverted lists, neighbors and their associated distances are stored in a binary heap of size R (Algorithm 1, line 6).
Impact of PQ Parameters
The two parameters of a product quantizer, m, the number of subquantizers and k, the number of centroids of each sub-quantizer impact: (1) the memory usage of codes, (2) the recall of ANN search 
It increases linearly with m and exponentially with b. Thus, decreasing m increases the size of lookup tables. As the size of lookup tables increases, they need to be stored in larger and slower cache levels which is detrimental to performance [1] . In conclusion, decreasing m, makes the Tables step less costly, except if it causes lookup tables to be stored in slower cache.
To illustrate this, we measure the recall (R@100) and the time cost of the Tables and Scan steps of ANN search for different m×b configurations producing 64-bit codes ( Table 1) . For 16×4 and 8×8, tables fit the L1 cache. The 8×8 configuration has a lower Scan time because it requires less additions and less accesses to lookup tables. The 4×16 configuration requires even less additions and table accesses but lookup tables are stored in the much slower L3 cache. Overall, the 4×16 configuration therefore has a higher Scan time. In all cases, the time cost of the Tables step increases with b.
QUICK ADC 3.1 Overview
The performance gains of Quick ADC are achieved by exploiting SIMD. Single Instruction Multiple Data (SIMD) instructions perform the same operation e.g., additions, on multiple data elements in one instruction. Consequently, SIMD enables large performance improvements. Thus, optimized linear algebra libraries rely on SIMD to offer high performance. Current CPUs include an SIMD unit in each core. SIMD therefore offers an additional level of parallelism over multi-core processing. ANN search parallelizes naturally over multiple cores by processing a distinct query on each core. With Oral Session 2: Multimedia Indexing (Spotlight Presentation) ICMR'17, June 6-9, 2017, Bucharest, Romania
Figure 1: SIMD in-register shuffle
Quick ADC, we propose further increasing performance by speeding up ADC for each query, thanks to the use of SIMD. To process multiple data elements at once, SIMD instructions operate on wide registers. SSE instructions use 128-bit registers, while the newer AVX instructions use 256-bit registers. The Scan step computes asymmetric distances between the query vector and all codes stored in selected cells. Each ADC requires (1) m accesses to cache-resident lookup tables and (2) m additions. If implementing additions using SIMD is straightforward, SIMD does not allow an efficient implementation of table lookup, even using gather instructions introduced in recent processors [1, 6] . SIMD can add 4 floating-point numbers (128 bits) or 8 floating-point numbers (256 bits) at once, there are only 2 cache read ports in each CPU core. Therefore, it is not possible to perform more than 2 cache accesses concurrently.
Therefore, efficiently implementing ADC using SIMD requires storing lookup tables in SIMD registers and performing lookups using SIMD in-register shuffles. The main challenge is that SIMD registers (128 bits) are much smaller than lookup tables, for common PQ configurations. In most cases, product quantizers use 8bit sub-quantizers, which results in lookup tables of k = 2 8 = 256 floats (8192 bits). For this reason, Quick ADC relies on (i) the use of 4-bit quantizers instead of the common 8-bit quantizers, and (ii) the quantization of floats to 8-bit integers. We obtain lookup tables of k = 2 4 = 16 floats, which are then quantized to 8-bit integers. The resulting lookup tables comprise 16 8-bit integers (128 bits), and can be stored in SIMD registers. Once lookup tables are stored in SIMD registers, in-register shuffles can be used to perform 16 lookups in 1 cycle (Figure 1 ), enabling large performance gains.
In addition to the use of 4-bit quantizers and the quantization of floats to 8-bit integers, Quick ADC requires a minor change of memory layout. In the next sections, we detail this change of memory layout as well as our lookup tables quantization process and the SIMD implementation of distance computations.
Memory Layout
An SIMD in-register shuffle performs 16 lookups at once, but in a single lookup table e.g., D 0 (Figure 1) . Therefore, to use shuffles efficiently, we need to operate on the first component of 16 codes (a 0 , . . . , p 0 ) at once instead of the 16 components of a single code (a 0 , . . . , a 15 ). Its is crucial for efficiency that all values in an SIMD register can be loaded in a single memory read. This requires that a 0 , . . . , p 0 are contiguous in memory, which is not the case with the standard memory layout of inverted lists (Figure 2a ). We therefore transpose inverted lists by blocks of 16 codes, so that analogous components of 16 codes are stored in adjacent bytes (Figure 2b) . We divide each inverted list in blocks of 16 codes and transpose each block independently. Figure 2 shows the transposition of one block of 16 codes (a, . . . , p). This transposition is performed offline, and does not increase ANN query response time. The transposition is moreover very fast; the overhead on database creation time is less than 1%.
Quantization of Lookup Tables
In standard ADC, lookup tables store 32-bit floats. To be able to store tables of 16 elements in 128-bit registers, we quantize 32-bit floats to 8-bit integers using a scalar quantizer. Because there is no SIMD instruction to compare unsigned 8-bit integers, we quantize distances to signed 8-bit integers, only using their positive range. We quantize distances between a qmin and qmax bound into n = 127 bins (0-126) uniformly. The size of each bin is ∆ = (qmax − qmin)/n. Values larger than qmax are quantized to 127. We choose the minimum value accross all lookup tables {D j } m j=0 , which is the smallest distance we need to represent, as the qmin value. Using the maximum possible distance i.e., the sum of the maximums of all lookup tables results in a too high quantization error. Therefore, to set qmax we scan init vectors (typical init=200-1000) to find a temporary set of R nearest neighbor candidates, where R is the number of nearest neighbors requested by the user (Section 2.3). We use the distance of the query vector to the Rth nearest neighbor candidate i.e., the farthest nearest neighbor candidate, as the qmax bound. All subsequent candidates will need to be closer to the query vector, thus qmax is the maximum distance we need to represent.
SIMD Distance Computation
Although recent Intel CPUs offer 256-bit SIMD, we describe a version of Quick ADC which uses 128-bit SIMD for the sake of simplicity. Yet, we explain how to generalize it to 256-bit at the end of the section. Moreover, the 128-bit version of Quick ADC offers the best compatibility, notably with older Intel CPUs or ARM CPUs. In Algortihm 2, SIMD instructions are denoted by the prefix simd_. SIMD instructions use 128-bit variables, denoted by r128.
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r128 masked ← simd_and(comps, 0x0f) 3: r128 partial ← simd_shuffle(comps, D j ) 4: return simd_add_saturated(acc, partial)
r128 acc ← {0} 7: for j ← 0 to m/2 − 1 do 8: r128 comps ← simd_load(blk + j · 16) 9: acc ← lookup_add(comps, D 2j , acc) 10: comps ← simd_right_shift(comps, 4) ▷ Fig. 4 11:
acc ← lookup_add(comps, D 2j+1 , acc) return acc 12: function qick_adc_scan(tlist, {D j } m−1 j=0 , R) 13: neighbors ← binheap(R) 14: for blk in tlist do 15: r128 acc ← qick_adc_block(blk, {D j } m−1 j=0 ) 16:
extract_matches(acc, neighbors)
17:
return neighbors
The qick_adc_scan function (Algorithm 2, line 12) scans a block-transposed inverted list tlist (Section 3.2) using m quantized lookup tables {D j } m−1 j=0 , where m is the number of sub-quantizers of the product quantizer. Each lookup table is stored in a distinct SIMD register. The qick_adc_scan function iterates over blocks blk of 16 codes (Algorithm 2, line 14). The qick_adc_block function computes the distance between the query vector and the 16 codes (a, . . . , p) of the block blk.
Each block comprises m/2 rows of 16 bytes (128 bits). Each row stores the jth and (j + 1)th components of 16 codes (Figure 2b) . The qick_adc_block function iterates over each row (Alorithm 2, line 7), and loads it in the comps register sequentially (Algorithm 2, line 8). Two lookup-add operations are performed on each row (Algorithm 2, line 9 and line 11): one for the (2j)th components, and one for (2j + 1)th components of the codes. Figure 3 describes the succession of operations performed by the lookup_add function for the first row (j = 0). As each byte of the first row stores two components, e.g., the first byte of the first row stores a 1 and a 0 (Figure 3) , we start by masking the lower 4 bits of each byte (and with 0x0f), to obtain the first components (a 0 , . . . , p 0 ) only. The remainder of the function looks up values in the D 0 table and accumulates distances in acc variable. Before the lookup_add function can be used to process the second components (a 1 , . . . , p 1 ), it is necessary that (a 1 , . . . , p 1 ) are in the lowest 4 bits of each byte of the register. We therefore right shift the comps register by 4 bits (Figure 4 ) before calling lookup_add (Algorithm 2, line 10). The extract_matches function (Algorithm 2, line 16), the implementation of which is not shown, extracts distances from the acc register and inserts them in the binary heap neighbors.
Among 256-bit SIMD instructions (AVX and AVX2 instruction sets) supported on recent CPUs, some, like in-register shuffles, operate concurrently on two independent 128-bit lanes. This prevents use of 256-bit lookup tables (32 8-bit integers) but allows an easy
. . . acc [15] Figure 3 : SIMD Lookup-add (j = 0) 
EVALUATION 4.1 Experimental Setup
We implemented 256-bit Quick ADC in C++, using compiler intrinsics to access SIMD instructions. Our implementation is released under the Clear BSD license 1 and uses the AVX and AVX2 instruction sets. We used the g++ compiler version 5.3, with the options -03 -ffast-math -m64 -march=native. Exhaustive search and non-exhaustive search (inverted indexes, IVF) were implemented as described in [7] . We use the yael library and the ATLAS library version 3.10.2. We compiled an optimized version of ATLAS on our system. To learn product quantizers and optimized product quantizers, we used the implementation 2 of the authors of [2, 4] . Unless otherwise noted, experiments were performed on our workstation ( Table 2 ). To get accurate timings, we processed queries sequentially on a single core. We evaluate our approach on two publicly available 3 datasets of SIFT descriptors, one dataset of GIST descriptors, and one dataset of PCA-compressed deep features 4 ( Table 3 ). For SIFT1B, the learning set is needlessly large to train product 
Exhaustive Search in SIFT1M
Using 16×4 Quick ADC (QADC) instead of 8×8 ADC offers a large performance gain, thanks to the use of SIMD in-register shuffles. It however also causes a decrease in recall which is cause by two factors: (1) use of 16×4 quantizers instead of 8×8 quantizers (Section 2.4) and (2) use of quantized lookup tables (Section 3.3). In this section, we evaluate the global decrease in recall caused by the use of 16×4 QADC instead of 8×8 ADC, but also the relative impact of factors (1) and (2) . To do so, we use the SIFT1M dataset and follow an exhaustive search strategy. We do not use an inverted index and we encode the original vectors into short codes, not residuals. This maximizes quantization error and thus represents a worst-case scenario for QADC. We scan init = 200 vectors to set the qmax bound for quantization of lookup tables (Section 3.3). We observe that 16×4 ADC slightly decreases recall (Figure 5a ). However, 16×4 QADC, which uses quantized lookup tables, does not further decrease recall in comparison with 16×4 ADC. OPQ yields better results than PQ in all cases (Figure 5b) , which is consistent with [5, 11] . Moreover, the difference in recall between 8×8 ADC and 16×4 QADC is lower for OPQ than it is for PQ. OPQ optimizes the decomposition of the input vector space into m subspaces, which are used by the optimized product quantizer (Section 2.1). For m = 16, OPQ has more degrees of freedom than for m = 8 and is therefore able to bring a greater level of optimization.
For an exhaustive search in 1 million vectors, 16×4 QADC is ∼14 times faster than 16×4 ADC and 6 times faster than 8×8 ADC (Figure 5c ) (85% decrease in response time). Response times for PQ and OPQ are similar, so we report results for PQ. In practice, 8×8 ADC is much more common than 16×4 ADC [2-4, 11, 15] , thus we only compare 16×4 QADC with 8×8 ADC in the remainder of this section. Overall, QADC therefore proposes trading a small decrease in recall, for a large improvement in response time.
Non-exhaustive search offers both a lower response time and a higher recall than exhaustive search (Section 2.2). For this reason, non-exhaustive search is preferred to exhaustive search in practical systems. Therefore, in the remainder of this section, we evaluate QADC in the context of non-exhaustive search, for a wide range of scenarios: SIFT, GIST descriptors, deep feature, PQ and OPQ, 64 and 128 bit codes. We show that in most cases, when combined with OPQ and inverted indexes, QADC offers a decrease in response time close to 70% for a small or negligible loss of accuracy. Table 4 compares the Recall@100 (R@100) and total ANN search time (Total). The time spent in each of the search steps (Index, Tables, and Scan) detailed in Section 2.3 is also reported. All times are in milliseconds (ms). OPQ requires a rotation of the input vector before computing lookup tables (Section 2.1). We include the time to perform this rotation in the Tables column. When using inverted indexes, the parameters K, the total number of cells of the inverted index, and ma, the number of cells scanned to answer a query, impact response time and recall (Section 2.3). For datasets of 1 million vectors, we have found the parameters ma = 24 and K = 256 to offer the best tradeoff.
Non-exhaustive Search in SIFT1M
For this configuration, QADC offers a 75% decrease in scan time. In addition, QADC offers a 50-70% decrease in tables computation time, thanks to the use of 4-bit quantizers, which result in smaller and faster to compute small tables. Overall, this translates into a decrease of approximately 70% in total response time. The loss of recall is significantly lower with OPQ (-1.5%) than with PQ (-4.4%), as OPQ offers a lower quantization error than PQ. 
Non-exhaustive Search in GIST1M
GIST descriptors have a much higher dimensionality (960 dimensions) than SIFT descriptors (128 dimensions). For this reason, GIST descriptors are often encoded into 128-bit codes instead of 64-bit codes [3, 11] . This corresponds to 16×8 codes for ADC and 32×4 codes for QADC. In this case, when combined with PQ, QADC offers a decrease of approximately 70% in total response time, as with 64-bit codes and SIFT descriptors (Table 5 ). However, the decrease in recall when using QADC with PQ is higher for GIST descriptors (-24%) than for SIFT descriptors (-4.4%). This loss of recall is limited to 5% when combining QADC with OPQ. The decrease in total response time is however less important for OPQ (-45%) than for PQ (-71%). This is because OPQ requires rotating the query vector when computing distance tables. Rotating 960-dimensional GIST descriptors is costly, increasing the time to compute distance tables, which in turn limits the gain in total response time.
Non-exhaustive Search in Deep1M
The Deep1M dataset comprises L 2 -normalized deep features that are PCA-compressed to 256 dimensions. Due to their relatively low dimensionality, these vectors can be encoded into 64-bit codes. As for SIFT and GIST descriptors, QADC offers a 70% decrease in response time when combined with PQ. The decrease in recall (-13%) for Deep1M vectors is between the decrease in recall for SIFT descriptors (-4.4%) and the decrease in recall for GIST descriptors (-24%), which is consistent with the dimensionality of vectors. Once again, OPQ strongly limits the loss of recall (-2.2%). It also limits 
Non-exhaustive Search in SIFT1B
We conclude our experimental section by performing experiments on a large dataset of 1 billion SIFT descriptors. For this dataset, we use an inverted index with K = 65536 cells and scan ma = 64 cells to answer queries. This configuration has been shown to offer best performance [3] . We scan init = 1000 vectors before quantizing lookup tables (Section 3.3). For SIFT descriptors, we have shown that combining QADC with OPQ allows a higher recall, with no impact on total response time (Section 4.3). For this reason, we perform experiments with OPQ. As with the SIFT1M dataset, QADC offers a decrease of approximately 70% in response time (Table 7) . However, for 64-bit codes the loss of recall is higher on SIFT1B (-7.3%) than on SIFT1M (-1.5%). Using 128-bit codes makes the loss of recall negligible (-1.1%) but increases memory use (Table 8 ). With 128-bit codes, the database uses 20GB of RAM, therefore we had to run this experiment on our server ( Table 2 ).
Summary
Our experiments show that QADC offers large performance gains in all cases, at the expense of a small or negligible decrease in recall. For SIFT descriptors, this decrease is always negligible, even when using PQ (Section 4.3). For descriptors of higher dimensionality, the decrease in recall is greater (Section 4.4 and 4.5). Using OPQ brings this loss of recall down to low levels, but also slightly limits the gain in response time (-50% to -60% decrease in response time). Overall, QADC offers an interesting speed-accuracy tradeoff: a loss in recall of 1-5% for a decrease of response time of 50-70%. The case of large datasets is slightly less favorable for QADC: we observe a 7% decrease in accuracy on the SIFT1B dataset, even when using OPQ. However, even in this scenario, QADC exhibits similar or better performance than state-of-the-art systems. Thus, with 64bit codes, QADC achieves a recall of 0.747 on the SIFT1B dataset in 1.7 ms, while the state-of-the-art OMulti-D-OADC system achieves the same recall in 2 ms [3] . With 128-bit codes, QADC achieves a recall of 0.94 in 3.4 ms while OMulti-D-OADC achieves a recall of 0.901 in 5 ms [3] . 
RELATED WORK
PQ Fast Scan. Both PQ Fast Scan [1] and Quick ADC speed up the scan of lists of short codes by taking advantage of SIMD. More specifically, PQ Fast Scan and Quick ADC store lookup tables in SIMD registers and use SIMD in-register shuffles in place of cache accesses. The main challenge is that lookup tables used for ANN search are much larger than SIMD registers. PQ Fast Scan tackles this issue by both altering (i) inverted lists (vector grouping) and (ii) lookup tables (minimum tables). PQ Fast Scan uses the standard 8-bit sub-quantizers, hence it incurs no loss of recall. However, because of the transformations it applies, PQ Fast Scan requires a minimum list size of 3 million codes [1] . This limits the applicability of PQ Fast Scan to exhaustive search or to very coarse (and thus inefficient [3, 7] ) inverted indexes. On the contrary, Quick ADC imposes no constraints on list sizes, and may be combined with efficient inverted indexes (lists of 1000-10000 vectors) as shown in our experiments (Section 4). Inverted Multi-index. Inverted multi-indexes [3] provide a finer partition (typical K = 2 28 ) of the vector space than inverted indexes (typical K = 65536). At query time, this finer partition allows scanning less vectors to achieve the same recall, therefore providing a significant speedup. Unlike PQ Fast Scan, Quick ADC does not require lists of a minimum size. Therefore, Quick ADC can also be combined with multi-indexes to further decrease response time.
Compositional Quantization Models. Recently, compositional vector quantization models inspired by PQ have been proposed. These models offer a lower quantization error than PQ or OPQ. Among these models are Additive Quantization (AQ) [2] , Tree Quantization (TQ) [4] and Composite Quantization (CQ) [15] . These models also use cache-resident lookup tables to compute distances, therefore Quick ADC may be combined with them. However, this may require additional work as some of these models use more lookup tables than PQ or OPQ.
CONCLUSION
In this paper, we presented Quick ADC, a novel distance computation method for ANN search. Quick ADC achieves a 3 to 6 times speedup over the standard ADC method by efficiently exploiting SIMD. This efficient use of SIMD is enabled by two changes to the ADC procedure: (i) the use of 4-bit quantizers instead of the usual 8bit quantizers, and (ii) the quantization of floating-point distances to 8-bit integers.
It is known that using 4-bit quantizers may cause a loss in recall [7] . However, through an extensive evaluation, we have shown that this loss is small or negligible when 4-bit quantizers are combined with OPQ and inverted indexes. In addition, we have shown that Quick ADC integrates well with other search acceleration methodes, in particular inverted indexes. Lastly, upcoming SIMD instruction sets (e.g., 512-bit AVX in Xeon Skylake CPUs), will allow Quick ADC to offer both greater speedups (twice more codes processed per cycle) and an even smaller loss of recall (6-bit quantizers instead of 4-bit quantizers).
